Archives
July 8, 2016
AMC532
The AMC532 is an FPGA based on the Altera Stratix-V 5SGXEA. The module is compliant to the AMC.1, AMC.2, AMC.3 and/or AMC.4 specification. It has an on-board, reconfigurable FPGA which interfaces directly to the AMC backplane and FMC connectors.
The FPGA has interfaces to four banks of DDR3 memory (32-bit wide per bank). This allows for large buffer sizes to be stored during processing as well as for queuing the data to the host.
The AMC532 includes a sophisticated Quad PLL and M-LVDS/LVDS crossbar switch for low-jitter/low-latency clock handling with maximum flexibility between the backplane, FMC, and FPGA. The PLL has an option for Stratum-3 holdover.
The AMC532 has Serial over LAN (SOL) per the IPMI specification and a hardware RNG (Random Number Generator) for secure session to redirect the console serial port of an FPGA-based soft-core CPU.
July 8, 2016
AMC534
The AMC534 is an FPGA with dual zQSFP+ connectors offering 100G performance (Port 0 at 100G, Port 1 up to 40G) via the front panel. The module is compliant to the AMC.1, AMC.2, and/or AMC.4 specification. It has an on-board, reconfigurable FPGA which interfaces directly to the AMC FCLKA and TCLK A-D. The FPGA has interfaces to four DDR3 memory channels (32-bit wide each) with 1 GBytes per channel and a 4 GBytes total size. This allows for large buffer sizes to be stored during processing as well as for queuing the data to the host.
The on-board quad-core P2040 can run at 1.2GHz with 2 GBytes of DDR3, 128 Mbytes of Boot Flash, and a 32 GByte SD Card. The PPC has an x4 PCIe interface to the FPGA in addition to its local bus. The PPC has its dual GbE routed to ports 0 and 1 of the AMC.